


Fig. 1



Block diagram of an active-matrix LCD system. The diagram shows a central **2: ACTIVE-MATRIX LCD SECTION (i x j PIXELS)** which includes a **21: STORING CIRCUIT SECTION** and a **22: ACTIVE DEVICE SECTION**. This section is connected to a **ROW DECODER** (31) and a **WORD LINE DRIVER (i OUTPUT)** (32) on the left, and a **COLUMN DECODER (j OUTPUT)** (41) and a **COLUMN SELECTION SWITCH SECTION** (43) on the right. The column decoder is connected to **Kx3 IMAGE SIGNALS** (42) and an **ADDRESS BUFFER**. Above the column decoder are a **MEMORY CONTROLLER** (5) and a **TIMING CONTROLLER** (6). The timing controller is connected to **Kx3 IMAGE SIGNALS** and **ADDRESS SIGNAL** (61). The active-matrix section also includes a **23: PWM WAVEFORM FORMING CIRCUIT** and a **PWM TIMING SIGNAL GENERATING CIRCUIT** (62). Various signal lines are labeled, including VDD, VSS, Set, VLC, VCOM, PWMCLK, W1, W2, W3, and W4.

-1 : PANEL

Fig. 3





Fig. 4

(a)



(b)





Fig. 5



F i g . 6




Fig. 7




Fig. 8




Fig. 9





Fig. 10



The diagram illustrates the architecture of an active-matrix LCD section (2C). At the top, **kx3 IMAGE SIGNALS** (5) are processed by a **MEMORY CONTROLLER** and a **TIMING CONTROLLER** (5A). An **ADDRESS SIGNAL** (6) is fed into an **ADDRESS BUFFER** and a **COLUMN DECODER (j OUTPUT)** (41). The column decoder's output (47) connects to the **438: COLUMN SELECTION SWITCH SECTION** (W1). This section leads to the **22: ACTIVE DEVICE SECTION**, which includes **VDD** and **VSS** lines. Below this is the **21: STORING CIRCUIT SECTION**, which contains **ONE PIXEL** units. Each pixel consists of red (R), green (G), and blue (B) subpixels. The pixel section is connected to **VLCON** and **VLCOFF (VCOM)** lines. The entire active-matrix LCD section (2C) is controlled by **ROW DECODER** (31) and **WORD LINE DRIVER (i OUTPUT)** (32) lines, which are connected to the **kx3 IMAGESIGNALS** (42) and the **INPUT CONTROL CIRCUIT** (43). The output of the row decoder and word line driver is labeled **2C: ACTIVE-MATRIX LCD SECTION (ixj PIXELS)**.

1C: PANEL

Fig. 12




Fig. 13




Fig. 14




Fig. 15

